Layer 8

Michael Cooney

Previous Article Next Article

US intelligence group seeking cutting-edge, secure chip development

IARPA plan says circuit manufacturing would be split, with security and IP technology built only in US

By Layer 8 on Mon, 10/31/11 - 1:31pm.

. What's this?

The cutting-edge intelligence research development arm of the government wants to take advantage of the world's semiconductor manufacturing capacity but make sure that US security and intellectual property protection is baked in.

The Intelligence Advanced Research Projects Activity (IARPA) group is looking to fund development of new, advanced chip-making technology under a program it calls Trusted Integrated Chips. TIC would feature what IARPA calls "split-manufacturing," where fabrication of new chips would be divided into Front-End-of-Line (FEOL) manufacturing consisting of transistor layers to be fabricated by offshore foundries and Back-End-of-Line (BEOL) development that would be fabricated by trusted US facilities.

In this approach, the design intention is not disclosed to the FEOL fabricators. "FEOL circuit fabrication to the point of only the first metallization layer can be used to obfuscate the design and performance of an integrated chip thereby protecting the intellectual property of the designer. Alternately, circuit obfuscation can be realized through a chip integration strategy whereby only partial circuits are fabricated on any single chip but when integrated with other chips or wafers in a US manufacturing or packaging facility, a complete safe and secure circuit or system can be realized," IARPA stated.

More interesting news: 7 high-tech programs that want to pick your brain

"It is desirable for the US academic community and the US industrial base to have open and assured access to obtain the highest performance integrated circuits and systems-on-chips while ensuring that components have been securely fabricated according to design and that intellectual property is protected, IARPA stated.

According to IARPA, the vision of the TIC Program is to ensure that the United States can:

obtain the highest performance possible in integrated circuits;
obtain near 100% assurance that designs are safe and secure - not compromised with malicious circuitry;
ensure security of designs, capability, and performance while simultaneously protecting intellectual property; and
realize secure systems combining advanced CMOS with other high value chips.

IARPA said it wants the TIC program to evaluate a number of split-manufacturing concepts on any of the following design applications:

Mixed Signal
Photonics-CMOS
MEMS-CMOS
Power-CMOS
RF CMOS
Memory-CMOS
Josephson Junctions-CMOS
Other systems integrated with CMOS

IARPA went on to say the 5-years program divided into three phases and that development and demonstration of split-manufacturing will start at the 130 nm technology node in Phase 1. It is anticipated that the TIC Program performers will scale the development of their capabilities to the 22 nm node at the end of a five year period in Phase 3.

The government has selected Sandia National Laboratories to coordinate all FEOL and BEOL processing with Multi-Project Wafer fabrication to be carried out by the University of Southern California/Information Sciences Institute (USC/ISI) using their MOSIS service.

Follow Michael Cooney on Twitter: nwwlayer8 and on Facebook

Layer 8 Extra

Check out these other hot stories:

DARPA offers $50,000 prize if you can figure out these shredded puzzles

Can humans alter climate change?

NASA: "Interplanetary bogeyman" comet Elenin is no more; it's an ex-comet

US to fund aggressive technology that cuts solar power costs 75%

Air Force wants to understand impact of automated systems the human psyche

After the iPhone, ex-Apple engineers built world's ultimate thermostat

IBM turns up Watson-like natural language healthcare analytics

New copper theft foil: Bust the drivers

Gartner: 16 long-held IT business practices you need to kill