Skip Links

Network World

  • Social Web 
  • Email 
  • Close

AMD and IBM increase the strain on 65nm chips

By Tom Krazit , IDG News Service , 12/06/2005
  • Share/Email
  • Comment
  • Print

Advanced Micro Devices and IBM have added two new forms of strained silicon to their jointly developed 65-nanometer chip-making technology, which should improve the performance and reduce the power consumption of future processors, the companies are expected to announce Tuesday.

AMD and IBM will reveal the latest fruits of their collaborative effort at the International Electron Devices Meeting (IEDM), in Washington, D.C., said Gary Bronner, a distinguished engineer with IBM. The companies developed 65-nanometer manufacturing technology at IBM's wafer fabrication plant (fab) in East Fishkill, N.Y.

Future processors from both companies will use transistors that have been stretched in some ways, or compressed in others, to increase the speed at which electrons travel, said Nick Kepler, vice president of logic technology development at AMD. The new methods build upon strained silicon techniques the companies introduced last year at the IEDM and implemented in chips earlier this year, he said.

For years, chip companies have built faster transistors simply by reducing the size of those transistors, a process known as scaling, every two or so years. However, transistors are now getting so small that other methods beyond simple scaling are required to improve chip performance on the schedule expected by hardware vendors and users.

One of those methods is called strained silicon. When certain materials are laid atop the silicon substrate on which transistors are built, the atoms in those substances align with each other, compressing or stretching the silicon. Positive transistors run better when they have been compressed, while negative transistors benefit from being stretched. IBM and AMD introduced Dual Stress Liner technology last year that allowed both types of strain to exist side-by-side on a chip.

The companies have developed two new methods of straining transistors that build on the Dual Stress Liner (DSL) technique to improve the performance of 65nm processors, said John Pellerin, director of logic technology development at IBM. The label of 65nm manufacturing technology corresponds to the average size of features on the chips, in this case a reduction from the current 90nm generation of chip-making technology.

  • Share/Email
  • Comment
  • Print
Partner Content

SMART Steps Toward Consolidated Workload Automation

Consolidating job scheduling into a single, comprehensive workload automation solution is a critical first step to effective workload automation (WLA).

White paper on WLA here


A Comprehensive Approach to Practicing ITIL Change Management

Read a compelling whitepaper by EMA, Inc. to learn best practices for integrating workload automation.

Whitepaper here

2 Minutes to IT workload automation

BMC CONTROL-M can put money back into your IT budget and strip the complexity and risk from workload automation.

View video here

Gain a faster, cheaper way to manage workload

BMC CONTROL-M can help you migrate to a workload automation solution to meet your organization’s goals.

Listen here for more info

Comment
Login
Forgot your account info?
Add comment
Anonymous comments subject to approval. Register here for member benefits.
Have a NetworkWorld account? Log in here. Register now for a free account.

Videos

rssRss Feed