Skip Links

Network World

  • Social Web 
  • Email 
  • Close

Cisco pushes 'network memory' to alleviate high-speed bottlenecks

Engineer cited for work on combining load balancing, caching algorithms
By Jim Duffy , Network World , 09/09/2008
Newsletter Signup
  • Share/Email
  • Tweet This
  • Comment
  • Print

A Cisco engineer has concocted a way to scale router and switch performance through more efficient memory utilization.

Sundar Iyer began exploring the topic during his doctoral work at Stanford University on “network memory” – alleviating performance problems caused by router memory access and storage bottlenecks in 10/40/100Gbps networks. Iyer then co-founded Nemo Systems in 2004, where he was CTO and principal architect, and Nemo was acquired by Cisco in October, 2005.

Nemo’s network memory algorithms will be implemented in 27 Cisco product instances slated for commercial availability in 2009 or early 2010, Iyer says.

The problem occurs in high-speed networks, including the Internet backbone. Packets arrive on routers much faster than commodity memory can support.

“Systems have to handle hundreds of thousands of tiny packets stored and accessed from memory at very high speeds,” Iyer says.

On a 10Gbps link, for example, packets can arrive approximately every 50ns, while commodity memory – for example, DRAM memory -- can only be accessed once every 50ns. Packets can also arrive in any order and require unpredictable or random access to memory.

Yet it takes two memory operations per packet every 50ns on a 10Gbps link: one to write the packet, another to read. If the memory can only do one operation every 50ns, it can’t keep up; and as link rates increase, the router vs. memory performance gap widens, and the problem only becomes worse.

The result is that routers cannot support the needs of real-time applications such as voice, videoconferencing, multimedia and gaming that require guaranteed performance, because it cannot ensure that packets can be written to or read from memory on time, at high line rates.

But adding memory capacity in the form of specialized 10Gbps SRAMs or reduced latency DRAMs is “extremely high in cost and unwieldy” in the number of components and power required per system, Iyer says. SRAMs and DRAMs also are unable to keep up with 40Gbps rates, he says.

Moreover, they may not alleviate virus attacks that can infiltrate a system based on the packet memory management pattern. If attackers figures out this pattern, they can repeat it over and over, causing router or switch memory to be overwhelmed.

  • Share/Email
  • Tweet This
  • Comment
  • Print
Partner Content

Simplify Your Branch Infrastructure

Learn how to simplify your branch infrastructure while dramatically increasing app performance with Citrix Branch Repeater.

Download the Free Info Kit

Next-Gen Load Balancing

Free Guide: “Next Gen Load Balancing: 8 Things You Need to Handle Today’s Network Traffic” shows you the functionality needed in your next load balancer.

Download the Free Guide

Accelerate Your Web Apps by up to 5x

Free Guide: “The Secret to Getting Maximum Speed from your Web Applications.” Learn how you can deliver Web apps up to 5x faster.

Download the Free Guide

Comments (1)
Login
Forgot your account info?

Cisco data center engineer recognized for work on scaling router performanceBy Cisco Subnet on September 9, 2008, 6:15 pmA Cisco data center engineer has been recognized for his work on scaling router performance. Technology Review Magazine has recognized Sundar Iyer as an outstanding...

Reply | Read entire comment

View all comments

Add comment
Anonymous comments subject to approval. Register here for member benefits.
Have a NetworkWorld account? Log in here. Register now for a free account.

Videos

rssRss Feed